Introduction
Strained source/drain (S/D) and advanced silicide technologies for high performance transistors have been attracted. Strain techniques, such as stress memorization technique (SMT), strained S/D (SiGe and Si:C) and high stress contact etch-stop layer (CESL), significantly improve mobility at the channel region, as shown in Fig. 1 . Advanced silicide technology is also required to reduce the junction leakage (JL) current and contact resistance between silicide and Si substrates in ultra-shallow junction (USJ).
In this paper, strained Si:C-S/D using a solid phase epitaxiy (SPE) technique and the NiPt-silicide formation using microwave annealing (MWA) and laser annealing (LA) are introduced. Firstly, we demonstrate that an analytical approach, which is the channel-strain measurement by UV Raman spectroscopy, is quite effective for the development of Si:C-S/D. Secondly, we show that low-resistive and homogeneous NiPt silicide is achieved by MWA. Finally, we report that LA for silicidation reduces the contact resistance and boosts transistor performances. 
Analytical approach for strained Si:C-S/D formation
Si:C-S/D is one of the most attractive booster items for nFET, and the method of the Si:C-S/D formation using a combination of molecular carbon ion (C 7 H x ) implantation and non-melt LA has been investigated [1] [2] . Figure 2 shows the process flow of Si:C-S/D using the SPE technique. C 7 H x is implanted into the S/D region prior to the implantation of S/D impurities. Then, LA is conducted for SPE and the activation of Si:C-S/D. In order to effectively develop Si:C-S/D, a measurement of the channel stress by UV Raman spectroscopy using a particular test pattern was established [2] . Figure 3 shows the structure of the test pattern and the resultant Raman peak shift at channel regions with Si:C-S/D using two C 7 H x -implantaion conditions. The channel strain at short channels using Process-B is higher than that using Process-A. The resultant transistor performance of Process-B is also higher than that of Process-A, as shown in Fig. 4 . The simple and quick measurement of the channel stress using UV Raman spectroscopy will be able to clarify the relationship between the channel stress and process conditions, such as C 7 H x implantation, S/D impurity, LA and additional annealing. This analytical approach is quite variable for promoting the development of strained S/D. 
Advanced silicide technology
Silicide is also key technology for achieving high performance transistors. For transistors with USJ, Ni based silicide, such as NiPt silicide, has been applied. Two main issues of NiPt-silicide in scaled transistors have been known. One is the JL current. The other is the contact resistance of transistors.
Since, the JL current reduces by keeping NiPt silicide away from the shallow metallurgical junction, scaling of the NiPt-silicide thickness has been promoted. However, the abnormal NiPt-silicide growth in scaled transistors has been reported [3] [4] . This abnormal NiPt-silicide growth is considered to be caused by the anomalous Ni diffusion due to the conventional silicidation process using rapid thermal annealing (RTA). In order to reduce the thermal budget of the NiPt-silicide formation, LA or MWA instead of conventional RTA has been proposed [3] [4] . Figure 5 shows the JL current in pFETs with ultra-thin NiPt silicide (12.5 nm) using MWA and conventional RTA. Temperatures of MWA and RTA are 250 °C and 525 °C, respectively. The JL current is successfully suppressed by low-temperature MWA. These results indicate that low-thermal budget annealing is quite effective for scaling NiPt silicide in USJ. The contact resistance between silicide and Si substrates is also challenging in scaled devices. Since the contact area is scaled, the contact resistance increases compared with the channel resistance. In order to reduce the contact resistance, the NiPt-silicide formation using LA is also effective [5] . Figure 6 shows I ds -I off characteristics of metal-gate/high-k nFETs using LA and RTA. The drive current using LA is much higher than that using RTA. In addition, the drive current increases with increasing the LA power. The inset graph indicates that the contact resistance (R int ) extracted by transmission line model (TLM) patterns decreases with increasing the LA power. It is concluded that the reduction of the contact resistance causes the increase of the drive current.
The NiPt-silicide formation using MWA and LA reduces the JL current and contact resistance. As a result, properties of high performance transistors are successfully improved. 
Conclusions
Strained source/drain (S/D) and advanced silicide are key technologies for high performance transistors. The properties of Si:C-S/D using molecular carbon ion implantation and laser annealing (LA) was demonstrated. The measurement of the channel stress by UV Raman spectroscopy is quite effective for the development of Si:C-S/D. The NiPt-silicide formation using microwave annealing (MWA) and LA was also demonstrated. MWA reduces the junction leakage current in ultra-shallow junction. LA reduces the contact resistance and effectively boosts the performance of transistors. These are promising techniques to enhance advanced transistor performances. 
